Thread (64 messages) 64 messages, 5 authors, 2010-05-28
STALE5867d

[PATCH 2/8] ARM: Implement read/write for ownership in theARMv6 DMA cache ops

From: Ronen Shitrit <hidden>
Date: 2010-05-16 06:29:47

Our ARMv6 do speculative rd for both I and D cache...

Regards

-----Original Message-----
From: Catalin Marinas [mailto:catalin.marinas at arm.com] 
Sent: Thursday, May 13, 2010 11:27 AM
To: Ronen Shitrit
Cc: Russell King - ARM Linux; linux-arm-kernel at lists.infradead.org
Subject: Re: [PATCH 2/8] ARM: Implement read/write for ownership in theARMv6 DMA cache ops

On Thu, 2010-05-13 at 06:27 +0100, Ronen Shitrit wrote:
Our ARM v6 does have speculative prefetch...
That's the I-cache and we should be ok with it. What may affect this
patch is speculative fetches into the D-cache.

-- 
Catalin
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help