Thread (64 messages) 64 messages, 5 authors, 2010-05-28
STALE5869d

[PATCH 2/8] ARM: Implement read/write for ownership in theARMv6 DMA cache ops

From: catalin.marinas@arm.com (Catalin Marinas)
Date: 2010-05-13 14:15:20

On Thu, 2010-05-13 at 14:54 +0100, George G. Davis wrote:
Hi,

On Thu, May 13, 2010 at 09:26:57AM +0100, Catalin Marinas wrote:
quoted
On Thu, 2010-05-13 at 06:27 +0100, Ronen Shitrit wrote:
quoted
Our ARM v6 does have speculative prefetch...
That's the I-cache and we should be ok with it. What may affect this
patch is speculative fetches into the D-cache.
prefetch()?
Drivers should not use prefetch (PLD) on memory handed over to a device
for DMA transfers. To me this is like explicitly accessing such memory
during a DMA transfer.

-- 
Catalin
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help