Thread (64 messages) 64 messages, 5 authors, 2010-05-28
STALE5885d

[PATCH 2/8] ARM: Implement read/write for ownership in theARMv6 DMA cache ops

From: catalin.marinas@arm.com (Catalin Marinas)
Date: 2010-05-13 08:26:57

On Thu, 2010-05-13 at 06:27 +0100, Ronen Shitrit wrote:
Our ARM v6 does have speculative prefetch...
That's the I-cache and we should be ok with it. What may affect this
patch is speculative fetches into the D-cache.

-- 
Catalin
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help