Thread (30 messages) 30 messages, 4 authors, 2026-02-27

RE: [PATCH v6 12/16] PCI: rzg3s-host: Add PCIe Gen3 (8.0 GT/s) link speed support

From: John Madieu <john.madieu.xa@bp.renesas.com>
Date: 2026-02-27 11:08:54
Also in: linux-clk, linux-pci, linux-renesas-soc

Hi Claudiu,
-----Original Message-----
From: Claudiu Beznea <claudiu.beznea@tuxon.dev>
Sent: Thursday, February 26, 2026 12:25 PM
To: John Madieu <john.madieu.xa@bp.renesas.com>; Claudiu Beznea
[off-list ref]; lpieralisi@kernel.org;
kwilczynski@kernel.org; mani@kernel.org; geert+renesas@glider.be;
krzk+dt@kernel.org
Cc: robh@kernel.org; bhelgaas@google.com; conor+dt@kernel.org;
magnus.damm [off-list ref]; Biju Das
[off-list ref]; linux-pci@vger.kernel.org; linux-renesas-
soc@vger.kernel.org; devicetree@vger.kernel.org; linux-
clk@vger.kernel.org; john.madieu@gmail.com
Subject: Re: [PATCH v6 12/16] PCI: rzg3s-host: Add PCIe Gen3 (8.0 GT/s)
link speed support

Hi, John,

On 2/20/26 00:35, John Madieu wrote:
quoted
Extend the link speed configuration to support Gen3 (8.0 GT/s) in
addition to Gen2 (5.0 GT/s). This is required for RZ/G3E PCIe host
support, which is
Gen3 capable.

Instead of relying on DT max-link-speed for configuration, read the
hardware
checkpatch warning on this line:

WARNING: Prefer a maximum 75 chars per line (possible unwrapped commit
description?)
#10:
Instead of relying on DT max-link-speed for configuration, read the
hardware

Could you please adjust it?
Will be done in v7.

Regards,
John
Thank you,
Claudiu
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help