Thread (87 messages) 87 messages, 5 authors, 2018-07-09

[PATCH v3 16/24] drm/sun4i: Enable DW HDMI PHY clock

From: Chen-Yu Tsai <hidden>
Date: 2018-06-30 01:11:53
Also in: dri-devel, linux-clk, linux-devicetree, lkml

On Sat, Jun 30, 2018 at 3:19 AM, Jernej ?krabec [off-list ref] wrote:
Dne ?etrtek, 28. junij 2018 ob 04:22:36 CEST je Chen-Yu Tsai napisal(a):
quoted
On Mon, Jun 25, 2018 at 8:02 PM, Jernej Skrabec [off-list ref]
wrote:
quoted
quoted
Current DW HDMI PHY code never prepares and enables PHY clock after it is
created. It's just used as it is. This may work in some cases, but it's
clearly wrong. Fix it by adding proper calls to enable/disable PHY
clock.

Fixes: 4f86e81748fe ("drm/sun4i: Add support for H3 HDMI PHY variant")

Signed-off-by: Jernej Skrabec <redacted>
So why does it work on the H3? Because there's only one PLL that the whole
display pipeline uses?

We should probably tag this for stable. So,

Cc: <redacted>
Reviewed-by: Chen-Yu Tsai <redacted>
Same question as before, how this should be handled? Can I send separate patch
with same content to stable ML only?
Yes, including the hash of the commit which is already in Linus' tree. So
you have to send it after the next -rc1.

ChenYu
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help