Thread (77 messages) 77 messages, 13 authors, 2022-11-20

Re: [PATCH 02/12] dt-bindings: riscv: Add T-HEAD C906 and C910 compatibles

From: Conor Dooley <conor@kernel.org>
Date: 2022-11-20 11:25:51
Also in: linux-riscv, linux-sunxi, lkml

On Sun, Nov 20, 2022 at 11:23:42AM +0000, Conor Dooley wrote:
On Fri, Nov 04, 2022 at 10:57:58AM +0800, Icenowy Zheng wrote:
quoted
在 2022-08-15星期一的 00:08 -0500,Samuel Holland写道:
quoted
The C906 and C910 are RISC-V CPU cores from T-HEAD Semiconductor.
Notably, the C906 core is used in the Allwinner D1 SoC.
Could this get applied first?

C906 and C910 now have a fixed-configuration open-source version, which
means these cores could be played by anyone, and having them in the DT
binding really helps people. In addition I am aware of some C906-
equipped SoC out of Allwinner.
I've applied this one patch as v6.2 material since I doubt this series is
gonna make it & the Bouffalolabs dt is going to need this compatible too.
I applied it on top of v6.1-rc1 just in case:

https://git.kernel.org/conor/c/0d814000ad3589bf4f69c9cb25a3b77bbd55ffec
Woops, totally the wrong hash. Fixed:
https://git.kernel.org/conor/c/41adc2fbad8bc42ed5fdf480e5318133a4941bbb

Thanks,
Conor.
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help