Thread (77 messages) 77 messages, 13 authors, 2022-11-20

Re: [PATCH 02/12] dt-bindings: riscv: Add T-HEAD C906 and C910 compatibles

From: Rob Herring <robh@kernel.org>
Date: 2022-08-16 17:34:17
Also in: linux-riscv, linux-sunxi, lkml

On Mon, 15 Aug 2022 00:08:05 -0500, Samuel Holland wrote:
The C906 and C910 are RISC-V CPU cores from T-HEAD Semiconductor.
Notably, the C906 core is used in the Allwinner D1 SoC.

Signed-off-by: Samuel Holland <samuel@sholland.org>
---

 Documentation/devicetree/bindings/riscv/cpus.yaml | 2 ++
 1 file changed, 2 insertions(+)
Acked-by: Rob Herring <robh@kernel.org>
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help