On Sep 27, 2005, at 4:35 PM, Kalle Pokki wrote:

OK. Then the question really is why isn't the cache controller 
enforcing coherency between the G2_LE core and the CPM.

Is the GBL and DTB set properly in the function code registers
of the SCC parameter ram?


	-- Dan