Thread (110 messages) 110 messages, 9 authors, 2015-10-20

[PATCH v4 10/16] phy: Add driver for rockchip Display Port PHY

From: heiko@sntech.de (Heiko Stuebner)
Date: 2015-09-03 13:53:23
Also in: dri-devel, linux-devicetree, linux-rockchip, linux-samsung-soc, lkml

Am Donnerstag, 3. September 2015, 11:25:00 schrieb Yakir Yang:
? 09/02/2015 09:27 PM, Rob Herring ??:
quoted
On Tue, Sep 1, 2015 at 1:04 AM, Yakir Yang [off-list ref] wrote:
quoted
+- clocks: from common clock binding: handle to dp clock.
+       of memory mapped region.
+- clock-names: from common clock binding:
+       Required elements: "sclk_dp" "sclk_dp_24m"
+
+- rockchip,grf: this soc should set GRF regs, so need get grf here.
I have no idea what GRF means.
GRF is an module of our IC chip, the full name is General Register Files.
I would rather to pick some words from our TRM.

The general register file will be used to do static set by software, which
is composed of many registers for system control.
The general register files are present on all Rockchip SoCs I've seen so far 
and really are just an aggregation of registers for settings and status 
indications, ranging from memory stuff, dma-controller settings, usb-phy and 
settings for a lot of other phys, etc.

The most prevalent description in dt-bindings is currently:

- rockchip,grf: phandle to the syscon managing the "general register files"


Heiko
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help