Re: [PATCH 1/2] ARM: dts: imx6q: add pmu interrupt-affinity
From: Lucas Stach <l.stach@pengutronix.de>
Date: 2019-01-18 14:12:25
Also in:
lkml
Am Freitag, den 18.01.2019, 14:59 +0100 schrieb Stefan Agner:
Explicitly specify interrupt affinity to avoid HW perfevents need to guess. This avoids the following error upon boot: hw perfevents: no interrupt-affinity property for /pmu, guessing.
But then it isn't correct either AFAICS. On i.MX6 all the PMU IRQs are ORed together into a single SPI, instead of each core dealing with its own PPI. So pretending that there are more IRQs with affinity to each core isn't the right thing to do, no? Regards, Lucas
quoted hunk ↗ jump to hunk
Specifying all four CPUs shows no aversive effects on i.MX 6Dual SoCs.quoted
Signed-off-by: Stefan Agner <stefan@agner.ch>--- arch/arm/boot/dts/imx6q.dtsi | 7 +++++++ 1 file changed, 7 insertions(+)diff --git a/arch/arm/boot/dts/imx6q.dtsi b/arch/arm/boot/dts/imx6q.dtsi index 8381d24eff7d..d2c1977c8b16 100644 --- a/arch/arm/boot/dts/imx6q.dtsi +++ b/arch/arm/boot/dts/imx6q.dtsi@@ -537,6 +537,13 @@quoted
<0x28 0x0000000c>; /* DCIC2_MUX_CTL */}; +&pmu {quoted
quoted
+ interrupt-affinity = <&{/cpus/cpu@0}>, + <&{/cpus/cpu@1}>, + <&{/cpus/cpu@2}>, + <&{/cpus/cpu@3}>;+}; + &vpu {quoted
compatible = "fsl,imx6q-vpu", "cnm,coda960";};
_______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel