Explicitly specify interrupt affinity to avoid HW perfevents
need to guess. This avoids the following error upon boot:
hw perfevents: no interrupt-affinity property for /pmu, guessing.
Specifying all four CPUs shows no aversive effects on i.MX 6Dual
SoCs.
Signed-off-by: Stefan Agner <stefan@agner.ch>
---
arch/arm/boot/dts/imx6q.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm/boot/dts/imx6q.dtsi b/arch/arm/boot/dts/imx6q.dtsi
index 8381d24eff7d..d2c1977c8b16 100644
--- a/arch/arm/boot/dts/imx6q.dtsi
+++ b/arch/arm/boot/dts/imx6q.dtsi
@@ -537,6 +537,13 @@
<0x28 0x0000000c>; /* DCIC2_MUX_CTL */
};
+&pmu {
+ interrupt-affinity = <&{/cpus/cpu@0}>,
+ <&{/cpus/cpu@1}>,
+ <&{/cpus/cpu@2}>,
+ <&{/cpus/cpu@3}>;
+};
+
&vpu {
compatible = "fsl,imx6q-vpu", "cnm,coda960";
};--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel