[PATCH v4 3/5] Documentation: DT: add i.MX EPIT timer binding
From: Vladimir Zapolskiy <hidden>
Date: 2018-05-31 08:27:10
Also in:
linux-devicetree, lkml
Hi Cl?ment, On 05/30/2018 03:03 PM, Cl?ment P?ron wrote:
quoted hunk ↗ jump to hunk
From: Cl?ment Peron <redacted> Add devicetree binding document for NXP's i.MX SoC specific EPIT timer driver. Signed-off-by: Cl?ment Peron <redacted> --- .../devicetree/bindings/timer/fsl,imxepit.txt | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/fsl,imxepit.txtdiff --git a/Documentation/devicetree/bindings/timer/fsl,imxepit.txt b/Documentation/devicetree/bindings/timer/fsl,imxepit.txt new file mode 100644 index 000000000000..90112d58af10 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/fsl,imxepit.txt@@ -0,0 +1,24 @@ +Binding for the i.MX EPIT timer + +This binding uses the common clock binding[1]. + +[1] Documentation/devicetree/bindings/clock/clock-bindings.txt +
no, this leftover reference to clock-bindings.txt is invalid, please remove it. Instead you may add a simple description of the timer module.
+Required properties: +- compatible: should be "fsl,imx31-epit"
To satisfy compatibles with multiple SoCs, apparently you may follow a model, which is used with other Freescale controllers, for instance gpio/fsl-imx-gpio.txt - compatible : Should be "fsl,<soc>-gpio" mmc/fsl-imx-esdhc.txt - compatible : Should be "fsl,<chip>-esdhc" serial/fsl-imx-uart.txt - compatible : Should be "fsl,<soc>-uart" timer/fsl,imxgpt.txt - compatible : should be "fsl,<soc>-gpt" and so on, I hope it would cover Rob's ask.
+- reg: physical base address of the controller and length of memory mapped
+ region.
+- interrupts: Should contain EPIT controller interrupt
+- clocks: list of clock specifiers, must contain an entry for each required
+ entry in clock-names
+- clock-names : should include entries "ipg", "per"
+
+Example for i.MX6QDL:
+ epit1: epit at 20d0000 {
+ compatible = "fsl,imx6q-epit", "fsl,imx31-epit";
+ reg = <0x020d0000 0x4000>;
+ interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&clks IMX6QDL_CLK_IPG_PER>,
+ <&clks IMX6QDL_CLK_EPIT1>;
+ clock-names = "ipg", "per";
+ };-- With best wishes, Vladimir