Thread (31 messages) 31 messages, 5 authors, 2016-11-28

[PATCH] fpga zynq: Check the bitstream for validity

flat view
STALE3625d

From: Matthias Brugger <mbrugger@suse.com>
Date: 2016-10-28 16:37:22


On 28/10/16 17:48, Jason Gunthorpe wrote:
On Fri, Oct 28, 2016 at 01:12:06PM +0200, Matthias Brugger wrote:
quoted
quoted
Zynq is also only able to DMA dword quantities, so bitstreams must be
a multiple of 4 bytes. This also fixes a DMA-past the end bug.
The you can also fix the transfer_length calculation in zynq_fpga_ops_write,
as we don't allow buffers which are not a multiple of 4.
Didn't I do that? Did you see something else to change in the dma
part?
Sure you did, my mistake.
Matthias
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help