Thread (9 messages) flat view 9 messages, 2 authors, 2016-09-12
STALE3624d

Revision v4 of 12 in this series.

Revisions (12)
  1. v2 [diff vs current]
  2. v2 [diff vs current]
  3. v3 [diff vs current]
  4. v3 [diff vs current]
  5. v4 [diff vs current]
  6. v4 [diff vs current]
  7. v4 [diff vs current]
  8. v4 [diff vs current]
  9. v4 current
  10. v4 [diff vs current]
  11. v5 [diff vs current]
  12. v5 [diff vs current]

[PATCH v4 2/3] arm64: dts: Add ZTE ZX296718 SoC dts and Makefile

From: shawnguo@kernel.org (Shawn Guo)
Date: 2016-09-12 12:14:39

On Mon, Sep 12, 2016 at 03:13:58PM +0800, Jun Nie wrote:
PLL clocks can be configured actually according to register. But I
prefer to keep them as fixed clocks due to two reasons:
 1. ZTE do not want to expose too much information of PLL.
 2. All clients blocks, such as MMC and video codec, assume the
related input clock's frequency as a derivation from PLL default
frequency value in block clock control register description.
Okay, just try to understand the reason behind it.  Thanks.

Shawn
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help