Thread (51 messages) 51 messages, 9 authors, 2023-10-27

Re: [PATCH 01/12] dt-bindings: riscv: sifive-ccache: Add compatible for StarFive JH7100 SoC

From: Krzysztof Kozlowski <hidden>
Date: 2023-02-13 09:20:13
Also in: linux-arm-kernel, linux-devicetree, linux-riscv, lkml

On 11/02/2023 04:18, Cristian Ciocaltea wrote:
Document the compatible for the SiFive Composable Cache Controller found
on the StarFive JH7100 SoC.

This also requires extending the 'reg' property to handle distinct
ranges, as specified via 'reg-names'.

Reviewed-by: Krzysztof Kozlowski <redacted>

Best regards,
Krzysztof
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help