Thread (5 messages) flat view 5 messages, 3 authors, 2016-04-01

Re: [PATCH] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES

From: David Miller <davem@davemloft.net>
Date: 2016-03-31 19:15:50
Also in: linux-arm-kernel, lkml

From: Jisheng Zhang <redacted>
Date: Wed, 30 Mar 2016 19:55:21 +0800
The mvneta is also used in some Marvell berlin family SoCs which may
have 64bytes cacheline size. Replace the MVNETA_CPU_D_CACHE_LINE_SIZE
usage with L1_CACHE_BYTES.

And since dma_alloc_coherent() is always cacheline size aligned, so
remove the align checks.

Signed-off-by: Jisheng Zhang <redacted>
Applied.
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help