Thread (5 messages) 5 messages, 2 authors, 2013-07-23

Re: [RFC] power/mpc85xx: Add delay after enabling I2C master

From: Scott Wood <hidden>
Date: 2013-07-23 18:43:19

On 07/23/2013 10:37:46 AM, York Sun wrote:
On 07/22/2013 05:33 PM, Scott Wood wrote:
quoted
On Mon, May 13, 2013 at 02:27:08PM -0700, York Sun wrote:
quoted
Erratum A-006037 indicates I2C controller executes the write to =20
I2CCR only
quoted
quoted
after it sees SCL idle for 64K cycle of internal I2C controller =20
clocks. If
quoted
quoted
during this waiting period, I2C controller is disabled (I2CCR[MEN] =20
set to
quoted
quoted
0), then the controller could end in bad state, and hang the =20
future access
quoted
quoted
to I2C register.

The mpc_i2c_fixup() function tries to recover the bus from a =20
stalled state
quoted
quoted
where the 9th clock pulse wasn't generated. However, this =20
workaround
quoted
quoted
disables and enables I2C controller without meeting waiting =20
requirement of
quoted
quoted
this erratum.

This erratum applies to some 85xx SoCs. It is safe to apply to all =20
of them
quoted
quoted
for mpc_i2c_fixup().

Signed-off-by: York Sun <redacted>

---
I'd like to get rid of the #ifdef if mpc5121 is OK with the longer =20
delay.
quoted
Are mpc5121 and mpc85xx the only things that use this?
=20
No. 83xx and 86xx also uses this file. But I am only unsure if mpc52xx
is OK with this extended delay. I guess they are but I don't have a
proof, or someone to confirm.
=20
quoted
Are you sure the delay always works out to be longer?  What is the
relationship between fsl_get_sys_freq() and i2c->real_clk?
=20
Yes. The max divider from sys clock to i2c clcok is 32K.
i2c->real_clk is the clock I2C controller pumps out, not its internal =20
operation clock.
32K is the max for all implementations?

BTW, Where does the "2000000" come from?  Shouldn't it be 1000000 if =20
you're converting to usec?  If you're trying to add some slack, say so =20
rather than having a comment suggest that the output of that formula is =20
64K cycles.  Or is there an implicit assumption that i2c runs at half =20
the system frequency?  Is that assumption true for all implementations =20
that have this erratum?
quoted
In any case, you should send this patch to the i2c maintainer and =20
list.
quoted
=20
I don't have the name on top of my head. Is that =20
linux-i2c@vger.kernel.org?
Yes, and Wolfram Sang [off-list ref] is the maintainer.  This is =20
listed in the MAINTAINERS file.

-Scott=
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help