Re: [PATCH v2 2/4] pci: dwc: pci-dra7xx: Enable errata i870 for both EP and RC mode
From: Vignesh R <vigneshr@ti.com>
Date: 2018-07-19 15:58:25
Also in:
linux-omap, linux-pci, lkml
On Thursday 19 July 2018 04:45 PM, Lorenzo Pieralisi wrote:
On Thu, Jul 19, 2018 at 04:04:34PM +0530, Vignesh R wrote:quoted
Hi Lorenzo,
[...]
quoted
quoted
quoted
+ ret = dra7xx_pcie_unaligned_memaccess(dev); + if (ret) + dev_err(dev, "WA for Errata i870 not appplied. Update DT\n");Hi Vignesh, Nit: s/appplied/appliedOops, let me know if you want me to resend with this fixed.I can fix it, no problem but see below.quoted
quoted
Two questions: - Current code applies the unaligned_memaccess() workaround for all compatible variants. This is fine for current controllers (since they are all affected), the code path above will have to be reworked if there is any other compatible IP re-using the driver that does not require the workaround.There are no compatible IPs that don't require this workaround. Also, I don't see this IP being re-used in future. If you insist, I can add a errata flagI do not insist, I just pointed this out ;-)quoted
quoted
- How do you want this series to go upstream ? If it goes via arm-soc, which I think it should, here is my ACK on this patch:Patch 1 and 2(dt bindings update and driver patch) can go in via PCI tree. And DT changes(patch 3 and 4) can be picked up by Tony via omap/arm-soc tree. They are mostly independent and should not cause any problems. Does that sound good?It should be fine but technically as soon as patch (2) is applied we would have a regression if patches (3) and (4) are applied separately.
Right, although not a regression, I see your point. It would be good to merge patch 3 and 4 before patch 2. Tony, Let me know if you are okay with taking this series via omap tree. I can resend re-ordering patch 2 to come at the end of the series. Regards Vignesh
quoted
quoted
Acked-by: Lorenzo Pieralisi <redacted>Thanks!quoted
Please let me know if I can drop this series from the PCI patchwork. Thanks, Lorenzoquoted
+ switch (mode) { case DW_PCIE_RC_TYPE: if (!IS_ENABLED(CONFIG_PCI_DRA7XX_HOST)) {@@ -717,10 +721,6 @@ static int __init dra7xx_pcie_probe(struct platform_device *pdev) dra7xx_pcie_writel(dra7xx, PCIECTRL_TI_CONF_DEVICE_TYPE, DEVICE_TYPE_EP); - ret = dra7xx_pcie_ep_unaligned_memaccess(dev); - if (ret) - goto err_gpio; - ret = dra7xx_add_pcie_ep(dra7xx, pdev); if (ret < 0) goto err_gpio;-- 2.18.0-- Regards Vignesh
-- Regards Vignesh