Re: [PATCH v5 2/4] Documentation: arm64/arm: dt bindings for numa.
From: Ganapatrao Kulkarni <hidden>
Date: 2015-10-01 05:25:18
Also in:
linux-arm-kernel
(sending again, dont know, why plane text mode was unchecked. apologies for the inconvenience) On Thu, Oct 1, 2015 at 10:41 AM, Ganapatrao Kulkarni [off-list ref] wrote:
Hi Ben, On Thu, Oct 1, 2015 at 6:35 AM, Benjamin Herrenschmidt [off-list ref] wrote:quoted
On Wed, 2015-09-30 at 23:20 +0530, Ganapatrao Kulkarni wrote:quoted
Hi Ben,Before I dig in more (short on time right now), PAPR (at least a chunk of it) was released publicly: https://members.openpowerfoundation.org/document/dl/469thanks a lot for sharing this document. i went through the chapter 15 of this doc which explains an example on hierarchical numa topology. i still could not represent the ring/mesh numa topology using associativity, which will be present in other upcoming arm64 platforms.quoted
(You don't need to be a member nor to sign up to get it) Cheers, Ben.quoted
On Wed, Sep 30, 2015 at 4:23 PM, Mark Rutland [off-list ref] wrote:quoted
On Tue, Sep 29, 2015 at 09:38:04AM +0100, Ganapatrao Kulkarni wrote:quoted
(sending again, by mistake it was set to html mode) On Tue, Sep 29, 2015 at 2:05 PM, Ganapatrao Kulkarni [off-list ref] wrote:quoted
Hi Mark, I have tried to answer your comments, in the meantime we are waiting for Ben to share the details. On Fri, Aug 28, 2015 at 6:02 PM, Mark Rutland < mark.rutland-5wv7dgnIgG8@public.gmane.org> wrote:quoted
Hi, On Fri, Aug 14, 2015 at 05:39:32PM +0100, Ganapatrao Kulkarni wrote:quoted
DT bindings for numa map for memory, cores and IOs using arm,associativity device node property.Given this is just a copy of ibm,associativity, I'm not sure I see much point in renaming the properties. However, (somewhat counter to that) I'm also concerned that this isn't sufficient for systems we're beginning to see today (more on that below), so I don't think a simple copy of ibm,associativity is good enough.it is just copy right now, however it can evolve when we come across more arm64 numa platformsWhatever we do I suspect we'll have to evolve it as new platforms appear. As I mentioned there are contemporary NUMA ARM64 platforms (e.g. those with CCN) that I don't think we can ignore now given we'll have to cater for them.quoted
quoted
quoted
quoted
+========================================================== ==================== +2 - arm,associativity +========================================================== ==================== +The mapping is done using arm,associativity device property. +this property needs to be present in every device node which needs to to be +mapped to numa nodes.Can't there be some inheritance? e.g. all devices on a bus with an arm,associativity property being assumed to share that value?yes there is inheritance and respective bus drivers should take care of it, like pci driver does at present.Ok. That seems counter to my initial interpretation of the wording that the property must be present on device nodes that need to be mapped to NUMA nodes. Is there any simple way of describing the set of nodes that need this property?quoted
quoted
quoted
quoted
+topology and boundary in the system at which a significant difference in +performance can be measured between cross-device accesses within +a single location and those spanning multiple locations. +The first cell always contains the broadest subdivision within the system, +while the last cell enumerates the individual devices, such as an SMT thread +of a CPU, or a bus bridge within an SoC".While this gives us some hierarchy, this doesn't seem to encode relative distances at all. That seems like an oversight.distance is computed, will add the details to document. local nodes will have distance as 10(LOCAL_DISTANCE) and every level, the distance multiplies by 2. for example, for level 1 numa topology, distance from local node to remote node will be 20.This seems arbitrary. Why not always have this explicitly described?quoted
quoted
quoted
Additionally, I'm somewhat unclear on how what you'd be expected to provide for this property in cases like ring or mesh interconnects, where there isn't a strict hierarchy (see systems with ARM's own CCN, or Tilera's TILE-Mx), but there is some measure of closeness.IIUC, as per ARMs CCN architecture, all core/clusters are at equal distance of DDR, i dont see any NUMA topology.The CCN is a ring interconnect, so CPU clusters (henceforth CPUs) can be connected with differing distances to RAM instances (or devices). Consider the simplified network below: +-------+ +--------+ +-------+ | CPU 0 |------| DRAM A |------| CPU 1 | +-------+ +--------+ +-------+ | | | | +--------+ +--------+ | DRAM B | | DRAM C | +--------+ +--------+ | | | | +-------+ +--------+ +-------+ | CPU 2 |------| DRAM D |------| CPU 3 | +-------+ +--------+ +-------+ In this case CPUs and DRAMs are spaced evenly on the ring, but the distance between an arbitrary CPU and DRAM is not uniform. CPU 0 can access DRAM A or DRAM B with a single hop, but accesses to DRAM C or DRAM D take three hops. An access from CPU 0 to DRAM C could contend with accesses from CPU 1 to DRAM D, as they share hops on the ring. There is definitely a NUMA topology here, but there's not a strict hierarchy. I don't see how you would represent this with the proposed binding.can you please explain, how associativity property will represent this numa topology?Hi Mark, i am thinking, if we could not address(or becomes complex) these topologies using associativity, we should think of an alternate binding which suits existing and upcoming arm64 platforms. can we think of below numa binding which is inline with ACPI and will address all sort of topologies! i am proposing as below, 1. introduce "proximity" node property. this property will be present in dt nodes like memory, cpu, bus and devices(like associativity property) and will tell which numa node(proximity domain) this dt node belongs to. examples: cpu@000 { device_type = "cpu"; compatible = "cavium,thunder", "arm,armv8"; reg = <0x0 0x000>; enable-method = "psci"; proximity = <0>; }; cpu@001 { device_type = "cpu"; compatible = "cavium,thunder", "arm,armv8"; reg = <0x0 0x001>; enable-method = "psci"; proximity = <1>; }; memory@00000000 { device_type = "memory"; reg = <0x0 0x01400000 0x3 0xFEC00000>; proximity =<0>; }; memory@10000000000 { device_type = "memory"; reg = <0x100 0x00400000 0x3 0xFFC00000>; proximity =<1>; }; pcie0@0x8480,00000000 { compatible = "cavium,thunder-pcie"; device_type = "pci"; msi-parent = <&its>; bus-range = <0 255>; #size-cells = <2>; #address-cells = <3>; #stream-id-cells = <1>; reg = <0x8480 0x00000000 0 0x10000000>; /*Configuration space */ ranges = <0x03000000 0x8010 0x00000000 0x8010 0x00000000 0x70 0x00000000>, /* mem ranges */ <0x03000000 0x8300 0x00000000 0x8300 0x00000000 0x500 0x00000000>; proximity =<0>; }; 2. Introduce new dt node "proximity-map" which will capture the NxN numa node distance matrix. for example, 4 nodes connected in mesh/ring structure as, A(0) <connected to> B(1) <connected to> C(2) <connected to> D(3) <connected to> A(1) relative distance would be, A -> B = 20 B -> C = 20 C -> D = 20 D -> A = 20 A -> C = 40 B -> D = 40 and dt presentation for this distance matrix is : proximity-map { node-count = <4>; distance-matrix = <0 0 10>, <0 1 20>, <0 2 40>, <0 3 20>, <1 0 20>, <1 1 10>, <1 2 20>, <1 3 40>, <2 0 40>, <2 1 20>, <2 2 10>, <2 3 20>, <3 0 20>, <3 1 40>, <3 2 20>, <3 3 10>; } the entries like < 0 0 > < 1 1> < 2 2> < 3 3> can be optional and code can put default value(local distance). the entries like <1 0> can be optional if <0 1> and <1 0> are of same distance.quoted
quoted
quoted
Likewise for the mesh networks (e.g. that of TILE-Mx)quoted
quoted
however, if there are 2 SoC connected thorough the CCN, then it is very much similar to cavium topology.quoted
Must all of these have the same length? If so, why not have a #(whatever)-cells property in the root to describe the expected length? If not, how are they to be interpreted relative to each other?yes, all are of default size.Where that size is...?quoted
quoted
IMHO, there is no need to add cells property.That might be the case, but it's unclear from the documentation. I don't see how one would parse / verify values currently.quoted
quoted
quoted
quoted
+the arm,associativity nodes. The first integer is the most significant +NUMA boundary and the following are progressively less significant boundaries. +There can be more than one level of NUMA.I'm not clear on why this is necessary; the arm,associativity property is already ordered from most significant to least significant per its description.first entry in arm,associativity-reference-points is used to find which entry in associativity defines node id. also entries in arm,associativity-reference-points defines, how many entries(depth) in associativity can be used to calculate node distance in both level 1 and multi level(hierarchical) numa topology.I think this needs a more thorough description; I don't follow the current one.quoted
quoted
quoted
Is this only expected at the root of the tree? Can it be re -defined in sub-nodes?yes it is defined only at the root.This needs to be stated explicitly. I see that this being the case, *,associativity-reference-points would be a more powerful property than the #(whatever)-cells property I mentioned earlier, but a more thorough description is required. Thanks, Mark.thanks Ganapatthanks Ganapat
-- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html