Thread (23 messages) 23 messages, 3 authors, 2025-07-17

Re: [PATCH v2 09/13] PCI: xgene-msi: Sanitise MSI allocation and affinity setting

From: Marc Zyngier <maz@kernel.org>
Date: 2025-07-11 10:51:41
Also in: linux-pci, lkml

On Fri, 11 Jul 2025 11:11:02 +0100,
Lorenzo Pieralisi [off-list ref] wrote:
On Fri, Jul 11, 2025 at 11:55:17AM +0200, Lorenzo Pieralisi wrote:
quoted
On Tue, Jul 08, 2025 at 06:34:00PM +0100, Marc Zyngier wrote:
[...]
quoted
We could use MSInRx_HWIRQ_MASK, I can update it.

More importantly, what code would set data->hwirq[6:4] (and
data->hwirq[7:7] below) ?
Forget it. It is the hwirq allocation itself that sets those bits,
256 HWIRQs you use the effective cpu affinity to steer the frame,
it makes sense now.
Exactly.
I can update the code to use the mask above and merge it.

Sorry for the noise,
No worries, and thanks for looking at it!

	M.

-- 
Without deviation from the norm, progress is not possible.
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help