Re: [PATCH v5 09/19] arch_topology: Use the last level cache information from the cacheinfo
From: Sudeep Holla <hidden>
Date: 2022-06-30 20:22:59
Also in:
linux-riscv, lkml
On Thu, Jun 30, 2022 at 08:13:55PM +0000, Conor.Dooley@microchip.com wrote:
I didn't have the time to go digging into things, but the following macro looked odd: #define per_cpu_cacheinfo_idx(cpu, idx) \ (per_cpu_cacheinfo(cpu) + (idx)) Maybe it is just badly named, but is this getting the per_cpu_cacheinfo and then incrementing intentionally, or is it meant to get the per_cpu_cacheinfo of cpu + idx?
OK, basically per_cpu_cacheinfo(cpu) get the information for a cpu while per_cpu_cacheinfo_idx(cpu, idx) will fetch the information for a given cpu and given index within the cpu. So we are incrementing the pointer by the index. These work just fine on arm64 platform. Not sure if compiler is optimising something as I still can't understand how we can end up with valid llc but fw_token as NULL. -- Regards, Sudeep _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel