[PATCH v4 7/9] arm64: cpufeature: Track user visible fields

[PATCH v4 0/9] arm64: Expose CPUID registers via emulation · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
[PATCH v4 1/9] arm64: cpufeature: treat unknown fields as RES0 · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
[PATCH v4 3/9] arm64: cpufeature: Cleanup feature bit tables · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
[PATCH v4 5/9] arm64: cpufeature: Define helpers for sys_reg id · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
[PATCH v4 7/9] arm64: cpufeature: Track user visible fields · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
Re: [PATCH v4 7/9] arm64: cpufeature: Track user visible fields · Catalin Marinas <catalin.marinas@arm.com> · 2017-01-10
Re: [PATCH v4 7/9] arm64: cpufeature: Track user visible fields · Suzuki K Poulose <Suzuki.Poulose@arm.com> · 2017-01-10
[PATCH v4 9/9] arm64: Documentation - Expose CPU feature registers · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
[PATCH v4 8/9] arm64: cpufeature: Expose CPUID registers by emulation · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
[PATCH v4 6/9] arm64: Add helper to decode register from instruction · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
[PATCH v4 4/9] arm64: cpufeature: Document the rules of safe value for features · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
[PATCH v4 2/9] arm64: cpufeature: remove explicit RAZ fields · Suzuki K Poulose <suzuki.poulose@arm.com> · 2017-01-09
Re: [PATCH v4 0/9] arm64: Expose CPUID registers via emulation · Will Deacon <hidden> · 2017-01-10

From: catalin.marinas@arm.com (Catalin Marinas)
Date: 2017-01-10 14:24:40
Also in: lkml

On Mon, Jan 09, 2017 at 05:28:30PM +0000, Suzuki K. Poulose wrote:

Changes since V3:
 - Mark ID_AA64ISAR0_EL1:RDM visible

[...]

 static const struct arm64_ftr_bits ftr_id_aa64isar0[] = {
-	ARM64_FTR_BITS(FTR_STRICT, FTR_EXACT, ID_AA64ISAR0_RDM_SHIFT, 4, 0),
-	ARM64_FTR_BITS(FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ISAR0_ATOMICS_SHIFT, 4, 0),
-	ARM64_FTR_BITS(FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ISAR0_CRC32_SHIFT, 4, 0),
-	ARM64_FTR_BITS(FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ISAR0_SHA2_SHIFT, 4, 0),
-	ARM64_FTR_BITS(FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ISAR0_SHA1_SHIFT, 4, 0),
-	ARM64_FTR_BITS(FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ISAR0_AES_SHIFT, 4, 0),
+	ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, ID_AA64ISAR0_RDM_SHIFT, 4, 0),

As I said in an earlier reply, I'd like the RDM exposing to come
together with a patch presenting the corresponding HWCAP bit. But it's
fine by me if you add the HWCAP separately from this patch, in which
case my ack still stands.

-- 
Catalin

`h`	back out one level
`j`	next message in thread
`k`	previous message in thread
`l`	drill in
`Esc`	close help / fold thread tree
`?`	toggle this help