On Thu, 2013-09-12 at 17:28 +0800, Huang Shijie wrote:
? 2013?09?11? 22:05, David Woodhouse ??:
quoted
What*actually* happens, on the wire(s), when the flash driver asks the
SPI controller to perform a transaction?
The LUT registers tell the controller how many wires are needed for a
transaction.
For example, the read status only use a single line, while the quad read
uses 4 lines.
Is this not something that could theoretically be provided by the caller
when it *makes* the transaction?
Conceptually speaking, could it not be an additional argument to
spi_write_then_read() ?
After all, it's the *device* driver (m25p80.c etc.) which will know what
the transaction actually *is*, and how many lines the device will want
to use for each transaction?
--
dwmw2
-------------- next part --------------
A non-text attachment was scrubbed...
Name: smime.p7s
Type: application/x-pkcs7-signature
Size: 5745 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20130912/426d49e6/attachment.bin>