Thread (35 messages) 35 messages, 7 authors, 2013-08-01
STALE4699d

[PATCH 1/7] dt: update PSCI binding documentation for v0.2

From: Ian Campbell <hidden>
Date: 2013-07-31 08:57:12

On Tue, 2013-07-30 at 14:34 -0500, Rob Herring wrote:
I can think of lots of ways it would be cleaner, but that is not what
ARM defined. There are 3 cases to handle: 32-bit only calls, 64-bit only
calls and both 32/64-bit calls. I think hypervisors have the same issue
as firmware. Do you know the guest is 32 or 64 bit up front and can
provide it a dtb based on that?
Yes. An EL cannot change its own bit width and needs to rely on the EL
above returning in the right mode. IOW a hypervisor needs to know if it
is launching a 32- or 64-bit guest already.

I suppose in theory we could supply a mode switch hypercall, but we
don't and I think that is rather out of scope here...

Ian.
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help