Thread (46 messages) flat view 46 messages, 4 authors, 2011-11-02

[PATCH v7 09/16] ARM: LPAE: MMU setup for the 3-level page table format

From: catalin.marinas@arm.com (Catalin Marinas)
Date: 2011-08-15 16:51:47
Also in: lkml
Subsystem: arm port, the rest · Maintainers: Russell King, Linus Torvalds

On Wed, Aug 10, 2011 at 04:03:32PM +0100, Catalin Marinas wrote:
This patch adds the MMU initialisation for the LPAE page table format.
The swapper_pg_dir size with LPAE is 5 rather than 4 pages. A new
proc-v7lpae.S file contains the initialisation, context switch and
save/restore code for ARMv7 with the LPAE. The TTBRx split is based on
the PAGE_OFFSET with TTBR1 used for the kernel mappings. The 36-bit
mappings (supersections) and a few other memory types in mmu.c are
conditionally compiled.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Following the split of this patch, it becomes:

8<--------------------
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help