Thread (3 messages) 3 messages, 2 authors, 2011-05-06
STALE5516d

[PATCH] ARM: S3C6410: Add some lower frequencies for 800MHz base clock operation

From: Kukjin Kim <hidden>
Date: 2011-05-06 04:58:21

Mark Brown wrote:
quoted hunk ↗ jump to hunk
By extension from the 667MHz based clocks currently supported add 100MHz
and 200MHz operating points. Due to a lack of documentation these have not
been confirmed as supported but by extension from the existing frequencies
they should be OK and there is less risk than with the previuus patch for
800MHz operation.

Signed-off-by: Mark Brown <redacted>
---

In spite of the commit log this is based on top of the previous patch.

 arch/arm/mach-s3c64xx/cpufreq.c |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)
diff --git a/arch/arm/mach-s3c64xx/cpufreq.c b/arch/arm/mach-
s3c64xx/cpufreq.c
index db722a5..1e7df30 100644
--- a/arch/arm/mach-s3c64xx/cpufreq.c
+++ b/arch/arm/mach-s3c64xx/cpufreq.c
@@ -37,7 +37,9 @@ static struct s3c64xx_dvfs s3c64xx_dvfs_table[] = {

 static struct cpufreq_frequency_table s3c64xx_freq_table[] = {
 	{ 0,  66000 },
+	{ 0, 100000 },
 	{ 0, 133000 },
+	{ 1, 200000 },
 	{ 1, 222000 },
 	{ 1, 266000 },
 	{ 2, 333000 },
--
Hmm, I'm not sure this should be OK...because guided(or tested?) dvfs level
is following for 800Mhz.
L3: 133, L2: 266, L1: 400 and L0: 800.

And I couldn't find about supporting of 100Mhz or 200Mhz in its hw design
guide. Of course, it doesn't mean this is wrong but at least need to check
again.

Thanks.

Best regards,
Kgene.
--
Kukjin Kim [off-list ref], Senior Engineer,
SW Solution Development Team, Samsung Electronics Co., Ltd.
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help