On 10/1/25 2:20 AM, Jakub Kicinski wrote:
On Mon, 29 Sep 2025 18:08:04 -0700 Jakub Kicinski wrote:
quoted
On Fri, 26 Sep 2025 03:15:59 +0800 Chen-Yu Tsai wrote:
quoted
The Allwinner A523 SoC family has a second Ethernet controller, called
the GMAC200 in the BSP and T527 datasheet, and referred to as GMAC1 for
numbering. This controller, according to BSP sources, is fully
compatible with a slightly newer version of the Synopsys DWMAC core.
The glue layer around the controller is the same as found around older
DWMAC cores on Allwinner SoCs. The only slight difference is that since
this is the second controller on the SoC, the register for the clock
delay controls is at a different offset. Last, the integration includes
a dedicated clock gate for the memory bus and the whole thing is put in
a separately controllable power domain.
Hi Andrew, does this look good ?
thread: https://lore.kernel.org/20250925191600.3306595-3-wens@kernel.org (local)
Adding Heiner and Russell, in case Andrew is AFK.
We need an ack from PHY maintainers, the patch seems to be setting
delays regardless of the exact RMII mode. I don't know these things..
The net-next PR is upon us, let's defer even this series to the next cycle.
@Chen-Yu Tsai: please re-post it when net-next will reopen after Oct
12th, thanks!
Paolo