[PATCH V2 0/4] Add ethtool support to configure irq coalescing count and delay
From: Suraj Gupta <hidden>
Date: 2025-07-10 10:12:35
Also in:
dmaengine, linux-arm-kernel, lkml
From: Suraj Gupta <hidden>
Date: 2025-07-10 10:12:35
Also in:
dmaengine, linux-arm-kernel, lkml
AXI ethernet driver uses AXI DMA dmaengine driver. Add support to configure / report coalesce parameters dynamically during runtime via ethtool. Add support in DMAengine driver to communicate coalesce parameters between client and DMA driver. Add support for Tx and Rx adaptive irq coalescing with DIM in AXI ethernet driver. Changes in V2: - Add DIM in AXI ethernet driver. - Fix following LKP warning in V1: https://lore.kernel.org/all/202505252153.Nm1BzFUq-lkp@intel.com/ (local) - Consolidate separate Dmaengine and netdev series in V1. V1 axienet and dmaengine series: https://lore.kernel.org/all/20250525101617.1168991-1-suraj.gupta2@amd.com/ (local) https://lore.kernel.org/all/20250525102217.1181104-1-suraj.gupta2@amd.com/ (local) Suraj Gupta (4): dmaengine: Add support to configure and read IRQ coalescing parameters dmaengine: xilinx_dma: Fix irq handler and start transfer path for AXI DMA dmaengine: xilinx_dma: Add support to configure/report coalesce parameters from/to client using AXI DMA net: xilinx: axienet: Add ethtool support to configure/report irq coalescing parameters in DMAengine flow drivers/dma/xilinx/xilinx_dma.c | 93 +++++++-- drivers/net/ethernet/xilinx/xilinx_axienet.h | 13 +- .../net/ethernet/xilinx/xilinx_axienet_main.c | 190 +++++++++++++++++- include/linux/dmaengine.h | 10 + 4 files changed, 276 insertions(+), 30 deletions(-) -- 2.25.1