Thread (1 message) 1 message, 1 author, 2013-01-20

Re: [PATCH 1/5] soreuseport: infrastructure

From: Tom Herbert <hidden>
Date: 2013-01-20 23:33:36

It would be pretty neat if the CPU layout could make it to this level, so
that you could choose queues based on the shared cache layout.  e.g. if
cores 0 and 2 shared the same L2 cache, then you can be intelligent about
landing flows on those queues bound to those cores.  Essentially the info
that feeds the cpuid utility being used to make even smarter decisions of
flow tuning.
Indeed.  I think Ben's cpu_rmap code already pretty much does this...
Cheers,
-PJ
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help