[PATCH v3 00/11] powerpc/64: fast interrupt exits · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 01/11] powerpc: remove interrupt exit helpers unused argument · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 02/11] powerpc/64s: introduce different functions to return from SRR vs HSRR interrupts · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 03/11] powerpc/64s: avoid reloading (H)SRR registers if they are still valid · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
Re: [PATCH v3 03/11] powerpc/64s: avoid reloading (H)SRR registers if they are still valid · Michael Ellerman <mpe@ellerman.id.au> · 2021-06-15
[PATCH v3 04/11] powerpc/64: handle MSR EE and RI in interrupt entry wrapper · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 05/11] powerpc/64: move interrupt return asm to interrupt_64.S · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 06/11] powerpc/64s: system call avoid setting MSR[RI] until we set MSR[EE] · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 07/11] powerpc/64s: save one more register in the masked interrupt handler · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 08/11] powerpc/64: allow alternate return locations for soft-masked interrupts · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 09/11] powerpc/64: interrupt soft-enable race fix · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 10/11] powerpc/64: treat low kernel text as irqs soft-masked · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
[PATCH v3 11/11] powerpc/64: use interrupt restart table to speed up return from interrupt · Nicholas Piggin <npiggin@gmail.com> · 2021-06-10
Re: [PATCH v3 11/11] powerpc/64: use interrupt restart table to speed up return from interrupt · Michael Ellerman <mpe@ellerman.id.au> · 2021-06-15
Re: [PATCH v3 11/11] powerpc/64: use interrupt restart table to speed up return from interrupt · Nicholas Piggin <npiggin@gmail.com> · 2021-06-16
Re: [PATCH v3 00/11] powerpc/64: fast interrupt exits · Michael Ellerman <mpe@ellerman.id.au> · 2021-06-15
Re: [PATCH v3 00/11] powerpc/64: fast interrupt exits · Nicholas Piggin <npiggin@gmail.com> · 2021-06-16

Re: [PATCH v3 03/11] powerpc/64s: avoid reloading (H)SRR registers if they are still valid

From: Michael Ellerman <mpe@ellerman.id.au>
Date: 2021-06-15 13:42:44

Nicholas Piggin [off-list ref] writes:

quoted hunk ↗ jump to hunk

diff --git a/arch/powerpc/kernel/fpu.S b/arch/powerpc/kernel/fpu.S
index 2c57ece6671c..44526c157bff 100644
--- a/arch/powerpc/kernel/fpu.S
+++ b/arch/powerpc/kernel/fpu.S

@@ -103,6 +103,8 @@ END_FTR_SECTION_IFSET(CPU_FTR_VSX)
 	ori	r12,r12,MSR_FP
 	or	r12,r12,r4
 	std	r12,_MSR(r1)
+	li	r4,0
+	stb	r4,PACASRR_VALID(r13)
 #endif
 	li	r4,1
 	stb	r4,THREAD_LOAD_FP(r5)

This didn't build for 64e. I changed it to:

#ifdef CONFIG_PPC_BOOK3S_64
	li	r4,0
	stb	r4,PACASRR_VALID(r13)
#endif


And similarly for vector.S.

cheers

`h`	back out one level
`j`	next message in thread
`k`	previous message in thread
`l`	drill in
`Esc`	close help / fold thread tree
`?`	toggle this help