-----Original Message-----
From: Will Deacon [mailto:will.deacon@arm.com]
Sent: Wednesday, September 12, 2018 10:29 PM
To: Nipun Gupta <redacted>
Cc: joro@8bytes.org; robin.murphy@arm.com; robh+dt@kernel.org;
robh@kernel.org; mark.rutland@arm.com; catalin.marinas@arm.com;
gregkh@linuxfoundation.org; Laurentiu Tudor [off-list ref];
bhelgaas@google.com; hch@lst.de; m.szyprowski@samsung.com;
shawnguo@kernel.org; frowand.list@gmail.com; iommu@lists.linux-
foundation.org; linux-kernel@vger.kernel.org; devicetree@vger.kernel.org;
linux-arm-kernel@lists.infradead.org; linuxppc-dev@lists.ozlabs.org; linu=

x-

pci@vger.kernel.org; Bharat Bhushan [off-list ref];
stuyoder@gmail.com; Leo Li [off-list ref]
Subject: Re: [PATCH 0/7 v7] Support for fsl-mc bus and its devices in SMM=

U

=20
Hi Nipun,
=20
On Mon, Sep 10, 2018 at 07:19:14PM +0530, Nipun Gupta wrote:

quoted

This patchset defines IOMMU DT binding for fsl-mc bus and adds
support in SMMU for fsl-mc bus.

These patches
  - Define property 'iommu-map' for fsl-mc bus (patch 1)
  - Integrates the fsl-mc bus with the SMMU using this
    IOMMU binding (patch 2,3,4)
  - Adds the dma configuration support for fsl-mc bus (patch 5, 6)
  - Updates the fsl-mc device node with iommu/dma related changes (patc=

h 7)

=20
It looks like you have all the Acks in place for this series now, so I
assume it's going to go via Joerg directly. Is that right?

This is what I am expecting :)
=20

Will
=20