Thread (41 messages) 41 messages, 3 authors, 2021-10-15

Re: [PATCH v12 05/35] dt-bindings: clock: tegra-car: Document new clock sub-nodes

From: Rob Herring <robh@kernel.org>
Date: 2021-09-23 21:09:40
Also in: dri-devel, linux-clk, linux-devicetree, linux-mmc, linux-pm, linux-pwm, linux-staging, linux-tegra, lkml

On Mon, 20 Sep 2021 21:11:15 +0300, Dmitry Osipenko wrote:
Document sub-nodes which describe Tegra SoC clocks that require a higher
voltage of the core power domain in order to operate properly on a higher
clock rates.  Each node contains a phandle to OPP table and power domain.

The root PLLs and system clocks don't have any specific device dedicated
to them, clock controller is in charge of managing power for them.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
---
 .../bindings/clock/nvidia,tegra20-car.yaml    | 37 +++++++++++++++++++
 1 file changed, 37 insertions(+)
Reviewed-by: Rob Herring <robh@kernel.org>
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help