Re: [PATCH v7 02/14] clk: tegra: Don't enable PLLE HW sequencer at init

[PATCH v7 00/14] Tegra XHCI controller ELPG support · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 02/14] clk: tegra: Don't enable PLLE HW sequencer at init · JC Kuo <jckuo@nvidia.com> · 2021-01-20
Re: [PATCH v7 02/14] clk: tegra: Don't enable PLLE HW sequencer at init · Stephen Boyd <sboyd@kernel.org> · 2021-02-08
[PATCH v7 01/14] clk: tegra: Add PLLE HW power sequencer control · JC Kuo <jckuo@nvidia.com> · 2021-01-20
Re: [PATCH v7 01/14] clk: tegra: Add PLLE HW power sequencer control · Stephen Boyd <sboyd@kernel.org> · 2021-02-08
[PATCH v7 04/14] phy: tegra: xusb: Rearrange UPHY init on Tegra210 · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 08/14] arm64: tegra210: XUSB PADCTL add "nvidia,pmc" prop · JC Kuo <jckuo@nvidia.com> · 2021-01-20
Re: [PATCH v7 08/14] arm64: tegra210: XUSB PADCTL add "nvidia,pmc" prop · Thierry Reding <hidden> · 2021-01-20
[PATCH v7 10/14] phy: tegra: xusb: Add wake/sleepwalk for Tegra210 · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 09/14] dt-bindings: phy: tegra-xusb: Add nvidia,pmc prop · JC Kuo <jckuo@nvidia.com> · 2021-01-20
Re: [PATCH v7 09/14] dt-bindings: phy: tegra-xusb: Add nvidia,pmc prop · Thierry Reding <hidden> · 2021-01-20
[PATCH v7 14/14] xhci: tegra: Enable ELPG for runtime/system PM · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 13/14] usb: host: xhci-tegra: Unlink power domain devices · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 12/14] phy: tegra: xusb: Add wake/sleepwalk for Tegra186 · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 07/14] soc/tegra: pmc: Provide USB sleepwalk register map · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 11/14] phy: tegra: xusb: Tegra210 host mode VBUS control · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 06/14] phy: tegra: xusb: Add sleepwalk and suspend/resume · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 05/14] phy: tegra: xusb: Add Tegra210 lane_iddq operation · JC Kuo <jckuo@nvidia.com> · 2021-01-20
[PATCH v7 03/14] phy: tegra: xusb: Move usb3 port init for Tegra210 · JC Kuo <jckuo@nvidia.com> · 2021-01-20
Re: [PATCH v7 00/14] Tegra XHCI controller ELPG support · Thierry Reding <hidden> · 2021-02-05
Re: [PATCH v7 00/14] Tegra XHCI controller ELPG support · Greg KH <gregkh@linuxfoundation.org> · 2021-02-05
Re: [PATCH v7 00/14] Tegra XHCI controller ELPG support · Thierry Reding <hidden> · 2021-03-24
Re: [PATCH v7 00/14] Tegra XHCI controller ELPG support · Thierry Reding <hidden> · 2021-03-24
Re: [PATCH v7 00/14] Tegra XHCI controller ELPG support · Vinod Koul <vkoul@kernel.org> · 2021-03-25
Re: [PATCH v7 00/14] Tegra XHCI controller ELPG support · Thierry Reding <hidden> · 2021-03-25
Re: [PATCH v7 00/14] Tegra XHCI controller ELPG support · Vinod Koul <vkoul@kernel.org> · 2021-03-25

From: Stephen Boyd <sboyd@kernel.org>
Date: 2021-02-08 20:42:27
Also in: linux-clk, linux-devicetree, linux-usb, lkml

Quoting JC Kuo (2021-01-19 23:34:02)

PLLE hardware power sequencer references PEX/SATA UPHY PLL hardware
power sequencers' output to enable/disable PLLE. PLLE hardware power
sequencer has to be enabled only after PEX/SATA UPHY PLL's sequencers
are enabled.

Signed-off-by: JC Kuo <jckuo@nvidia.com>
Acked-by: Thierry Reding <redacted>
---

Acked-by: Stephen Boyd <sboyd@kernel.org>

`h`	back out one level
`j`	next message in thread
`k`	previous message in thread
`l`	drill in
`Esc`	close help / fold thread tree
`?`	toggle this help