Re: [PATCH 1/2] IB/mlx5: Fix cached MR allocation flow
From: Doug Ledford <hidden>
Date: 2017-07-28 18:25:45
Also in:
stable
From: Doug Ledford <hidden>
Date: 2017-07-28 18:25:45
Also in:
stable
On Mon, 2017-06-12 at 10:36 +0300, Leon Romanovsky wrote:
From: Majd Dibbiny <redacted>
When we have a miss in one order of the mkey cache, we try to get
an mkey from a higher order.
We still need to check that the higher order can be used with UMR
before using it. Otherwise, we will get an mkey with 0 entries and
the post send operation that is used to fill it will complete with
the following error:
mlx5_0:dump_cqe:275:(pid 0): dump error cqe
00000000 00000000 00000000 00000000
00000000 00000000 00000000 00000000
00000000 0f007806 25000025 49ce59d2
Fixes: 49780d42dfc9 ("IB/mlx5: Expose MR cache for mlx5_ib")
Cc: <redacted> # v4.10+
Signed-off-by: Majd Dibbiny <redacted>
Reviewed-by: Ilya Lesokhin <redacted>
Signed-off-by: Leon Romanovsky <leon@kernel.org>
Thanks, applied.
--
Doug Ledford [off-list ref]
GPG KeyID: B826A3330E572FDD
Key fingerprint = AE6B 1BDA 122B 23B4 265B 1274 B826 A333 0E57 2FDD