Re: [PATCH v3 1/1] arm64/cpufeature: Optionally disable MTE via command-line
From: Yee Lee <hidden>
Date: 2021-08-03 05:55:54
Also in:
linux-arm-kernel, linux-doc, lkml
On Mon, 2021-08-02 at 16:30 +0100, Catalin Marinas wrote:
On Fri, Jul 30, 2021 at 10:49:53PM +0800, yee.lee@mediatek.com wrote:quoted
From: Yee Lee <redacted> For some low-end devices with limited resources, MTE needs to be optionally disabled to save system costs such as tag memory and firmware controls.I understand the cost of using MTE but I don't fully get what you mean by firmware controls. If the ID_AA64PFR1_EL1.MTE reports that MTE is present, the firmware should have initialised MTE correctly (e.g. tag allocation storage, SCR_EL3.ATA) and not rely on a kernel command line argument that may or may not be present.
Thanks for the reminding. Yes, it seems not able to fully disable MTE. This still provides an option in runtime for evaluation and test. And it is also useful for firmware development and hw issue workaround.
quoted
This allows ID_AA64PFR1_EL1.MTE to be overridden on its shadow value by giving "arm64.nomte" on cmdline, and to suppress MTE feature. Suggested-by: Marc Zyngier <maz@kernel.org> Suggested-by: Suzuki K Poulose <suzuki.poulose@arm.com> Signed-off-by: Yee Lee <redacted>While this patch appears to disable MTE, I don't think it can fully prevent the access to the allocation tag storage, so the firmware must still initialise it correctly. The issue is that __cpu_setup already configures the MAIR_EL1 register to use Normal Tagged memory for the kernel mapping and SCTLR_EL1.ATA is set. The TCF field is zero, so no tag checking, but I couldn't figure out from the ARM ARM whether this also prevents LDR/STR from attempting to fetch the allocation tags. I think it's only the ATA bit and the MAIR configuration. With this patch, KASAN_HW_TAGS (if configured) won't be used and MTE will not be presented to user applications, if that's what you want, but does not fully disable MTE. Since May this year, the ARM ARM was updated so that SCTLR_EL1.ATA/ATA0 are not permitted to be cached in the TLB. We could therefore move the setting to cpu_enable_mte(). Something like below, untested (to be folded into your patch):
ok. will be integrated in v4 and tested. BR, Yee
quoted hunk ↗ jump to hunk
diff --git a/arch/arm64/include/asm/sysreg.hb/arch/arm64/include/asm/sysreg.h index aa53954c2f6b..cac23455a2b5 100644--- a/arch/arm64/include/asm/sysreg.h +++ b/arch/arm64/include/asm/sysreg.h@@ -698,8 +698,7 @@ (SCTLR_ELx_M | SCTLR_ELx_C | SCTLR_ELx_SA |SCTLR_EL1_SA0 | \ SCTLR_EL1_SED | SCTLR_ELx_I | SCTLR_EL1_DZE | SCTLR_EL1_UCT | \ SCTLR_EL1_NTWE | SCTLR_ELx_IESB | SCTLR_EL1_SPAN | SCTLR_ELx_ITFSB | \ - SCTLR_ELx_ATA | SCTLR_EL1_ATA0 | ENDIAN_SET_EL1 | SCTLR_EL1_UCI | \ - SCTLR_EL1_EPAN | SCTLR_EL1_RES1) + ENDIAN_SET_EL1 | SCTLR_EL1_UCI | SCTLR_EL1_EPAN | SCTLR_EL1_RES1) /* MAIR_ELx memory attributes (used by Linux) */ #define MAIR_ATTR_DEVICE_nGnRnE UL(0x00)diff --git a/arch/arm64/kernel/cpufeature.cb/arch/arm64/kernel/cpufeature.c index 9035c367d08b..23b1e3d83603 100644--- a/arch/arm64/kernel/cpufeature.c +++ b/arch/arm64/kernel/cpufeature.c@@ -1841,6 +1841,9 @@ static void bti_enable(const structarm64_cpu_capabilities *__unused) #ifdef CONFIG_ARM64_MTE static void cpu_enable_mte(struct arm64_cpu_capabilities const *cap) { + sysreg_clear_set(sctlr_el1, 0, SCTLR_ELx_ATA | SCTLR_EL1_ATA0); + isb(); + /* * Clear the tags in the zero page. This needs to be done via the * linear map which has the Tagged attribute.
_______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek