Re: [PATCH] ahci: Add support for Cavium's fifth generation SATA controller

From
Christoph Hellwig <hch@infradead.org>
Date
2017-10-17 06:58:55
Also in
lkml
Reply to
Radha Mohan Chintakuntla, 2017-10-11
On Tue, Oct 10, 2017 at 10:37:51PM -0700, Radha Mohan Chintakuntla wrote:
From: Radha Mohan Chintakuntla <redacted>

This patch adds support for Cavium's fifth generation SATA controller.
It is an on-chip controller and complies with AHCI 1.3.1. As the
controller uses 64-bit addresses it cannot use the standard AHCI BAR5
and so uses BAR4.
Looks like it isn't actually AHCI 1.3.1 compliant after all then :)
Thread (4 messages) 4 messages, 4 authors, last reply 2017-10-31
Keyboard shortcuts
hback out one level
jnext message in thread / next series-diff position
kprevious message in thread / previous series-diff position
ldrill in
Escclose help / fold thread tree
?toggle this help