Re: [PATCH v2 1/2] arm64: dts: ti: k3-j721e-main: Update DSS EDP integration configuration register
From: Harikrishna Shenoy <hidden>
Date: 2025-09-08 06:21:20
Also in:
linux-arm-kernel, lkml
On 9/8/25 11:46, Tomi Valkeinen wrote:
Hi, On 07/09/2025 21:28, Harikrishna Shenoy wrote:quoted
Fix size of DSS_EDP0_INT_CFG_VP to 256B as stated in TRM Table 2-1 MAIN Domain Memory Map. Link: https://www.ti.com/lit/zip/spruil1/SPRUIL_DRA829_TDA4VMWhat issues does this cause? Tomi
Hi Tomi, No issues seen in driver functionality yet, but it might when we enable HDCP,MST which driver supports but not enabled yet. so thought it is better to align as per TRM, hence aligning the size as per TRM.
quoted
Fixes: 92c996f4ceab ("arm64: dts: ti: k3-j721e-*: add DP & DP PHY") Reviewed-by: Devarsh Thakkar <devarsht@ti.com> Signed-off-by: Harikrishna Shenoy <redacted> --- arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)diff --git a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi index ab3666ff4297..3fa7537d5414 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi@@ -1863,7 +1863,7 @@ mhdp: dp-bridge@a000000 { * the PHY driver. */ reg = <0x00 0x0a000000 0x00 0x030a00>, /* DSS_EDP0_V2A_CORE_VP_REGS_APB */ - <0x00 0x04f40000 0x00 0x20>; /* DSS_EDP0_INTG_CFG_VP */ + <0x00 0x04f40000 0x00 0x100>; /* DSS_EDP0_INTG_CFG_VP */ reg-names = "mhdptx", "j721e-intg"; clocks = <&k3_clks 151 36>;