On 20/08/2025 16:00, Anand Moon wrote:

Hi Neil,

On Tue, 27 Feb 2024 at 18:34, Anand Moon [off-list ref] wrote:

quoted

Hi Niel,

On Tue, 6 Feb 2024 at 20:31, [off-list ref] wrote:

quoted

On 06/02/2024 11:15, Anand Moon wrote:

quoted

Hi Neil,

On Tue, 6 Feb 2024 at 14:30, Neil Armstrong [off-list ref] wrote:

quoted

On 05/02/2024 18:19, Anand Moon wrote:

quoted

As per S922X datasheet add missing cache information to the Amlogic
S922X SoC.

- Each Cortex-A53 core has 32 KB of instruction cache and
        32 KB of L1 data cache available.
- Each Cortex-A73 core has 64 KB of L1 instruction cache and
        64 KB of L1 data cache available.
- The little (A53) cluster has 512 KB of unified L2 cache available.
- The big (A73) cluster has 1 MB of unified L2 cache available.

Datasheet says:
The quad core Cortex™-A73 processor is paired with A53 processor in a big.Little configuration, with each
core has L1 instruction and data chaches, together with a single shared L2 unified cache with A53

Ok,

Since all the Cortex™-A73 and Cortex™-A53 share some improvements in
the architecture with some improvements in cache features
hence I update the changes accordingly.
Also, I checked this in the ARM documentation earlier on this.

I don't understand, Amlogic states it's a shared L2 cache, but you trust
the ARM documentation instead ???

Yes please find the Cortex™-A73 TRM
L1 Cache
https://developer.arm.com/documentation/100048/0002/level-1-memory-system/about-the-l1-memory-system?lang=en
L2 Cache
https://developer.arm.com/documentation/100048/0002/level-2-memory-system/about-the-l2-memory-system?lang=en

quoted

quoted

quoted

And there's no indication of the L1 or L2 cache sizes.

What I feel is in general all the Cortex™-A73 and Cortex™-A53 supports
L1 and L2 cache size since it is part of the core features.
but I opted for these size values from a Wikipedia article.

On my Odroid N2+, I observe the following.

I have also done some testing on the stress-ng to verify this.

Ok I don't feel confident adding numbers that comes out of thin air,
and even more since they are only shared to userspace.

I think we should only add the numbers which are 100% sure

Best way to let the Amlogic SoC members comment on the CPU  L1/ / L2 cache size.
But with the lack of pref PMU events we cannot test this feature.

quoted

This looks pretty, but let's keep exporting verified data.

I just wanted to revisit this patch series with some updates on

Here is where the Android TV provides the cache details.
[1] https://androidpctv.com/comparative-amlogic-s922x/

Amlogic S922X Hexa Core SoC has four ARM Cortex-A73 cores capable of
reaching 1.8Ghz
with 1MB L2 cache + 2 Cortex-A53 RAM processors with 256k L2 cache,

https://boardor.com/blog/understanding-the-architecture-of-arm-cortex-a53-cache

Also  Amlogic A311D processor utilizes a "big.LITTLE" architecture, combining:

Quad-core ARM Cortex-A73:
Each Cortex-A73 core has:
      64 KB L1 instruction cache 64 KB L1 data cache
The Cortex-A73 cluster shares a 1 MB unified L2 cache.

Dual-core ARM Cortex-A53:
Each Cortex-A53 core has:
   32 KB L1 instruction cache, 32 KB L1 data cache

The Cortex-A53 cluster shares a 512 KB unified L2 cache.

 From what I understand, CPU caches are a core feature of the CPU.
Do you think I should update these patches and resend ?

Yes sure,

Neil

Thanks
-Anand