Re: [PATCH 2/2] PCI: qcom-ep: Mark BAR0/BAR2 as 64bit BARs and BAR1/BAR3 as RESERVED

[PATCH 0/2] PCI: qcom-ep: BAR fixes · Manivannan Sadhasivam <hidden> · 2024-12-31
[PATCH 1/2] arm64: dts: qcom: sa8775p: Fix the size of 'addr_space' regions · Manivannan Sadhasivam <hidden> · 2024-12-31
[PATCH 2/2] PCI: qcom-ep: Mark BAR0/BAR2 as 64bit BARs and BAR1/BAR3 as RESERVED · Manivannan Sadhasivam <hidden> · 2024-12-31
Re: [PATCH 2/2] PCI: qcom-ep: Mark BAR0/BAR2 as 64bit BARs and BAR1/BAR3 as RESERVED · Krzysztof Wilczyński <hidden> · 2025-02-20
Re: (subset) [PATCH 0/2] PCI: qcom-ep: BAR fixes · Bjorn Andersson <andersson@kernel.org> · 2025-01-08

From: Krzysztof Wilczyński <hidden>
Date: 2025-02-20 15:33:42
Also in: linux-arm-msm, linux-pci, lkml

Hello,

On all Qcom endpoint SoCs, BAR0/BAR2 are 64bit BARs by default and software
cannot change the type. So mark the those BARs as 64bit BARs and also mark
the successive BAR1/BAR3 as RESERVED BARs so that the EPF drivers cannot
use them.

Applied to controller/qcom, thank you!

	Krzysztof

`h`	back out one level
`j`	next message in thread
`k`	previous message in thread
`l`	drill in
`Esc`	close help / fold thread tree
`?`	toggle this help