Thread (3 messages) 3 messages, 2 authors, 2025-01-06

Re: [PATCH] arm64: dts: add cpu cache information to ExynosAuto-v920

From: Krzysztof Kozlowski <krzk@kernel.org>
Date: 2024-12-31 07:43:17
Also in: linux-arm-kernel, linux-samsung-soc, lkml

On 31/12/2024 07:43, Devang Tailor wrote:
quoted hunk ↗ jump to hunk
 
 		cpu9: cpu@20100 {
@@ -152,6 +215,22 @@ cpu9: cpu@20100 {
 			compatible = "arm,cortex-a78ae";
 			reg = <0x0 0x20100>;
 			enable-method = "psci";
+			i-cache-size = <0x10000>;
+			i-cache-line-size = <64>;
+			i-cache-sets = <256>;
+			d-cache-size = <0x10000>;
+			d-cache-line-size = <64>;
+			d-cache-sets = <256>;
+			next-level-cache = <&cpu_l2>;
+		};
+
+		cpu_l2: l2-cache0 {
Are there more l2-caches? '0' suggests that, so please add nodes for all
of them.



Best regards,
Krzysztof
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help