Re: [PATCH v2 5/6] RISC-V: Do no continue isa string parsing without correct XLEN

[PATCH v2 0/6] Provide a fraemework for RISC-V ISA extensions · Atish Patra <hidden> · 2022-02-10
[PATCH v2 1/6] RISC-V: Correctly print supported extensions · Atish Patra <hidden> · 2022-02-10
[PATCH v2 2/6] RISC-V: Minimal parser for "riscv, isa" strings · Atish Patra <hidden> · 2022-02-10
[PATCH v2 3/6] RISC-V: Extract multi-letter extension names from "riscv,isa" · Atish Patra <hidden> · 2022-02-10
[PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Atish Patra <hidden> · 2022-02-10
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Heiko Stübner <heiko@sntech.de> · 2022-02-14
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Atish Patra <hidden> · 2022-02-14
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Heiko Stübner <heiko@sntech.de> · 2022-02-14
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Atish Patra <hidden> · 2022-02-14
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Heiko Stübner <heiko@sntech.de> · 2022-02-14
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Atish Kumar Patra <hidden> · 2022-02-14
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Atish Kumar Patra <hidden> · 2022-02-15
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Heiko Stübner <heiko@sntech.de> · 2022-02-15
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Heiko Stübner <heiko@sntech.de> · 2022-02-15
Re: [PATCH v2 4/6] RISC-V: Implement multi-letter ISA extension probing framework · Atish Kumar Patra <hidden> · 2022-02-16
[PATCH v2 5/6] RISC-V: Do no continue isa string parsing without correct XLEN · Atish Patra <hidden> · 2022-02-10
Re: [PATCH v2 5/6] RISC-V: Do no continue isa string parsing without correct XLEN · Heiko Stübner <heiko@sntech.de> · 2022-02-14
[PATCH v2 6/6] RISC-V: Improve /proc/cpuinfo output for ISA extensions · Atish Patra <hidden> · 2022-02-10
Re: [PATCH v2 6/6] RISC-V: Improve /proc/cpuinfo output for ISA extensions · Heiko Stübner <heiko@sntech.de> · 2022-02-14

From: Heiko Stübner <heiko@sntech.de>
Date: 2022-02-14 21:05:47
Also in: linux-riscv, lkml

Am Donnerstag, 10. Februar 2022, 22:40:17 CET schrieb Atish Patra:

The isa string should begin with either rv64 or rv32. Otherwise, it is
an incorrect isa string. Currently, the string parsing continues even if
it doesnot begin with current XLEN.

Fix this by checking if it found "rv64" or "rv32" in the beginning.

Signed-off-by: Atish Patra <redacted>

Tested-by: Heiko Stuebner <heiko@sntech.de>

`h`	back out one level
`j`	next message in thread
`k`	previous message in thread
`l`	drill in
`Esc`	close help / fold thread tree
`?`	toggle this help