Add documentation to support RX/TX/CTS/RTS pin swap in HW.
Signed-off-by: Akash Asthana <redacted>
---
Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml
index 11530df..7e4b9af 100644
--- a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml
+++ b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml
@@ -165,6 +165,15 @@ patternProperties:
- description: UART core irq
- description: Wakeup irq (RX GPIO)
+ rx-tx-swap:
+ description: RX and TX pins are swap.
+
+ cts-rts-swap:
+ description: CTS and RTS pins are swap.
+
+ rx-tx-cts-rts-swap:
+ description: RX-TX and CTS-RTS both pairs are swap.
+
required:
- compatible
- interrupts--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project