Re: [PATCH 2/7] dt-bindings: arm-smmu: Add Adreno GPU variant
From: Stephen Boyd <sboyd@kernel.org>
Date: 2019-09-17 18:56:27
Also in:
linux-arm-msm, linux-iommu, lkml
Quoting Jordan Crouse (2019-08-20 12:06:27)
quoted hunk ↗ jump to hunk
Add a compatible string to identify SMMUs that are attached to Adreno GPU devices that wish to support split pagetables. Signed-off-by: Jordan Crouse <redacted> --- Documentation/devicetree/bindings/iommu/arm,smmu.txt | 7 +++++++ 1 file changed, 7 insertions(+)diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.txt b/Documentation/devicetree/bindings/iommu/arm,smmu.txt index 3133f3b..3b07896 100644 --- a/Documentation/devicetree/bindings/iommu/arm,smmu.txt +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.txt@@ -18,6 +18,7 @@ conditions. "arm,mmu-500" "cavium,smmu-v2" "qcom,smmu-v2" + "qcom,adreno-smmu-v2"
Is the tabbing weird here or just my MUA is failing?
quoted hunk ↗ jump to hunk
depending on the particular implementation and/or the version of the architecture implemented.@@ -31,6 +32,12 @@ conditions. as below, SoC-specific compatibles: "qcom,sdm845-smmu-500", "arm,mmu-500" + "qcom,adreno-smmu-v2" is a special implementation for
Heh, special.
+ SMMU devices attached to the Adreno GPU on Qcom devices. + If selected, this will enable split pagetable (TTBR1)
Is this selected? Sounds like Kconfig here.
+ support. Only use this if the GPU target is capable of + supporting 64 bit addresses. + - reg : Base address and size of the SMMU.