于 2017年9月25日 GMT+08:00 下午6:27:44, Maxime Ripard [off-list ref] 写到:

On Mon, Sep 25, 2017 at 10:12:09AM +0000, Icenowy Zheng wrote:

quoted

于 2017年9月25日 GMT+08:00 下午6:10:27, Maxime Ripard

[off-list ref] 写到:

quoted

quoted

Hi,

On Sat, Sep 23, 2017 at 12:15:28AM +0000, Icenowy Zheng wrote:

quoted

This patchset imports simple DVFS support for Allwinner A64 SoC.

As the thermal sensor driver is not yet implemented and some

boards

quoted

quoted

quoted

have still no AXP PMIC support, now only two OPPs are present --
648MHz@1.04V and 816MHz@1.1V to prevent overheat or undervoltage.

PATCH 1 is a fix to the CCU driver of A64, and the remaining

patches

quoted

quoted

quoted

set up the device tree bits of the DVFS on Pine64.

How has this been tested?

What tasks did you run, with what governor, etc...

I only tested manual frequency switching between 648MHz and
816MHz, and tested the PLL stuck issue by change the OPPs to
some random value.

Ideally, we should test that it's actually reliable. Poorly chosen
OPPs might lead to corrupt data that you might not get before a while.

These are OPPs from the official sys_config.fex .

Please test using:
https://linux-sunxi.org/Hardware_Reliability_Tests#Reliability_of_cpufreq_voltage.2Ffrequency_settings

And post the report.

Maxime