Thread (20 messages) 20 messages, 7 authors, 2016-08-24

Re: [PATCH v3 3/4] arm64: dts: rockchip: add reset saradc node for rk3368 SoCs

From: Guenter Roeck <hidden>
Date: 2016-07-27 14:51:48
Also in: linux-arm-kernel, linux-iio, linux-rockchip, lkml

On 07/27/2016 07:24 AM, Caesar Wang wrote:
SARADC controller needs to be reset before programming it, otherwise
it will not function properly.

Signed-off-by: Caesar Wang <redacted>
Reviewed-by: Guenter Roeck <redacted>
---

Changes in v3:
- add Doug's reviewed tag.
Not to this patch ?
quoted hunk ↗ jump to hunk
Changes in v2: None

  arch/arm64/boot/dts/rockchip/rk3368.dtsi | 2 ++
  1 file changed, 2 insertions(+)
diff --git a/arch/arm64/boot/dts/rockchip/rk3368.dtsi b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
index d02a9003..4f44d11 100644
--- a/arch/arm64/boot/dts/rockchip/rk3368.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
@@ -270,6 +270,8 @@
  		#io-channel-cells = <1>;
  		clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
  		clock-names = "saradc", "apb_pclk";
+		resets = <&cru SRST_SARADC>;
+		reset-names = "saradc-apb";
  		status = "disabled";
  	};
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help