Thread (3 messages) 3 messages, 3 authors, 2015-08-13

Re: [PATCH 4/5] iommu/msm: Set cacheability attributes without tex remap

From: Will Deacon <hidden>
Date: 2015-08-12 14:53:46
Also in: linux-arm-kernel, linux-arm-msm, linux-iommu

On Wed, Aug 12, 2015 at 03:47:48PM +0100, Sricharan R wrote:
The cacheablity attributes are set when IOMMU_CACHE property
is true. So cachebility is set as either noncached (normal)
or cached (normal WBWA) directly and avoid setting using
tex remap.
Does this IOMMU support the ARMv7 short descriptor format? If so, would
it work with Yong's patch here:

  http://lists.infradead.org/pipermail/linux-arm-kernel/2015-August/361615.html

I've not gotten around to reviewing the latest version yet, but having
other IOMMUs consolidate on one set of page table code would be a good
thing.

Will
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help