Thread (1 message) 1 message, 1 author, 2014-06-15

Re: [PATCH V3 2/3] Documentation: gpio: Add APM X-Gene SoC GPIO controller DTS binding

From: Alexandre Courbot <hidden>
Date: 2014-06-15 23:02:35
Also in: linux-arm-kernel, linux-gpio

On Tue, Jun 10, 2014 at 10:04 AM, Feng Kan [off-list ref] wrote:
quoted hunk
Documentation for APM X-Gene SoC GPIO controller DTS binding.

Signed-off-by: Feng Kan <redacted>
---
 .../devicetree/bindings/gpio/gpio-xgene.txt          | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/gpio/gpio-xgene.txt
diff --git a/Documentation/devicetree/bindings/gpio/gpio-xgene.txt b/Documentation/devicetree/bindings/gpio/gpio-xgene.txt
new file mode 100644
index 0000000..bd5fd85
--- /dev/null
+++ b/Documentation/devicetree/bindings/gpio/gpio-xgene.txt
@@ -0,0 +1,20 @@
+APM X-Gene SoC GPIO controller bindings
+
+This is a gpio controller that is part of the flash controller.
+This gpio controller controls a total of 48 gpios.
+
+Required properties:
+- compatible: "apm,xgene-gpio" for X-Gene GPIO controller
+- reg: Physical base address and size of the controller's registers
+- #gpio-cells: Should be two.
+       - first cell is the pin number
+       - second cell is used to specify optional parameters (unused)
+- gpio-controller: Marks the device node as a GPIO controller.
+
+Example:
+       gpio0: gpio0@1701c000 {
+               compatible = "apm,xgene-gpio";
+               reg = <0x0 0x1701c000 0x0 0x40>;
+               gpio-controller;
+               #gpio-cells = <2>;
+       };
Much simpler, and a better fit if the number of banks and GPIOs are
fixed on this chip as they seem to be.

Reviewed-by: Alexandre Courbot <acourbot@nvidia.com>
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help