RE: [PATCH V2 2/3] can: flexcan: enable RX FIFO after FRZ/HALT valid
From: Joakim Zhang <hidden>
Date: 2021-02-18 11:34:27
-----Original Message----- From: Marc Kleine-Budde <mkl@pengutronix.de> Sent: 2021年2月18日 18:22 To: Joakim Zhang <redacted> Cc: linux-can@vger.kernel.org; dl-linux-imx <redacted> Subject: Re: [PATCH V2 2/3] can: flexcan: enable RX FIFO after FRZ/HALT valid On 03.02.2021 18:02:54, Joakim Zhang wrote:quoted
RX FIFO enable failed could happen when do system reboot stress test: [ 0.303958] flexcan 5a8d0000.can: 5a8d0000.can supply xceiver notfound, using dummy regulatorquoted
[ 0.304281] flexcan 5a8d0000.can (unnamed net_device) (uninitialized):Could not enable RX FIFO, unsupported corequoted
[ 0.314640] flexcan 5a8d0000.can: registering netdev failed [ 0.320728] flexcan 5a8e0000.can: 5a8e0000.can supply xceiver notfound, using dummy regulatorquoted
[ 0.320991] flexcan 5a8e0000.can (unnamed net_device) (uninitialized):Could not enable RX FIFO, unsupported corequoted
[ 0.331360] flexcan 5a8e0000.can: registering netdev failed [ 0.337444] flexcan 5a8f0000.can: 5a8f0000.can supply xceiver not found,using dummy regulatorquoted
[ 0.337716] flexcan 5a8f0000.can (unnamed net_device) (uninitialized):Could not enable RX FIFO, unsupported corequoted
[ 0.348117] flexcan 5a8f0000.can: registering netdev failed RX FIFO should be enabled after the FRZ/HALT are valid. But the current code enable RX FIFO and FRZ/HALT at the same time. Fixes: e955cead03117 ("CAN: Add Flexcan CAN controller driver") Signed-off-by: Joakim Zhang <redacted> --- drivers/net/can/flexcan.c | 11 +++++++---- 1 file changed, 7 insertions(+), 4 deletions(-)diff --git a/drivers/net/can/flexcan.c b/drivers/net/can/flexcan.c index 737e594cb12c..84c98ea7dd55 100644 --- a/drivers/net/can/flexcan.c +++ b/drivers/net/can/flexcan.c@@ -1825,10 +1825,13 @@ static int register_flexcandev(struct net_device*dev)quoted
if (err) goto out_chip_disable; - /* set freeze, halt and activate FIFO, restrict register access */ - reg = priv->read(®s->mcr); - reg |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_HALT | - FLEXCAN_MCR_FEN | FLEXCAN_MCR_SUPV; + /* set freeze, halt */ + err = flexcan_chip_freeze(priv); + if (err) + goto out_chip_disable; + + /* activate FIFO, restrict register access */ + reg |= FLEXCAN_MCR_FEN | FLEXCAN_MCR_SUPV; priv->write(reg, ®s->mcr);You are basically writing the contents of the CTRL register into the mcr register, that's not good.
Hi Marc, thanks for your careful review, it is a mistake, I will correct and re-send. Best Regards, Joakim Zhang
Marc -- Pengutronix e.K. | Marc Kleine-Budde | Embedded Linux | https://www.pengutronix.de | Vertretung West/Dortmund | Phone: +49-231-2826-924 | Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |