Thread (18 messages) flat view 18 messages, 5 authors, 2022-11-10

Re: [PATCH 1/5] cacheinfo: Use riscv's init_cache_level() as generic OF implem

From: Sudeep Holla <hidden>
Date: 2022-11-08 16:04:37
Also in: linux-acpi, linux-riscv, lkml

On Tue, Nov 08, 2022 at 12:04:17PM +0100, Pierre Gondois wrote:
Riscv's implementation of init_of_cache_level() is following
the Devicetree Specification v0.3 regarding caches, cf.:
- s3.7.3 'Internal (L1) Cache Properties'
- s3.8 'Multi-level and Shared Cache Nodes'

Allow reusing the implementation by moving it.
Reviewed-by: Sudeep Holla <redacted>

-- 
Regards,
Sudeep

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help