Thread (13 messages) 13 messages, 6 authors, 2021-06-02

RE: [PATCH 2/3] fpga: region: Add fpga-region property 'power-domains'

From: Nava kishore Manne <hidden>
Date: 2021-04-05 08:46:57
Also in: linux-devicetree, linux-fpga, lkml

Hi Moritz,

	Thanks for the response.
Please find my response inline.
-----Original Message-----
From: Moritz Fischer <mdf@kernel.org>
Sent: Friday, April 2, 2021 10:46 PM
To: Nava kishore Manne <redacted>
Cc: mdf@kernel.org; trix@redhat.com; robh+dt@kernel.org; Michal Simek
[off-list ref]; linux-fpga@vger.kernel.org;
devicetree@vger.kernel.org; linux-kernel@vger.kernel.org; linux-arm-
kernel@lists.infradead.org; git [off-list ref]
Subject: Re: [PATCH 2/3] fpga: region: Add fpga-region property 'power-
domains'

On Fri, Apr 02, 2021 at 02:50:48PM +0530, Nava kishore Manne wrote:
quoted
Add fpga-region property 'power-domains' to allow to handle the
FPGA/PL power domins.

dt-bindings: fpga: Enable PM generic domain support

Signed-off-by: Nava kishore Manne <redacted>
---
 .../devicetree/bindings/fpga/fpga-region.txt       | 14 ++++++++++++++
 1 file changed, 14 insertions(+)
diff --git a/Documentation/devicetree/bindings/fpga/fpga-region.txt
b/Documentation/devicetree/bindings/fpga/fpga-region.txt
index e811cf825019..969ca53bb65e 100644
--- a/Documentation/devicetree/bindings/fpga/fpga-region.txt
+++ b/Documentation/devicetree/bindings/fpga/fpga-region.txt
@@ -196,6 +196,20 @@ Optional properties:
 - config-complete-timeout-us : The maximum time in microseconds time
for the
quoted
 	FPGA to go to operating mode after the region has been
programmed.
quoted
 - child nodes : devices in the FPGA after programming.
+- power-domains : A phandle and PM domain specifier as defined by
bindings of
quoted
+	the power controller specified by phandle.
+Example:
+	fpga_full: fpga-full {
+                compatible = "fpga-region";
+                fpga-mgr = <&zynqmp_pcap>;
+                #address-cells = <2>;
+                #size-cells = <2>;
+                ranges;
+                power-domains = <&zynqmp_firmware PL_PD>;
+        };
+
+	The PL_PD power domain will be turned on before loading the
+bitstream and turned off while removing/unloading the bitstream using
overlays.

Can multiple regions share a power-domain or is this specific to full fpga
reconfiguration?
These are generic changes and not limited to full region. If H/W supports individual power domains to control the Partial reconfiguration regions we can control the individual Partial reconfiguration region power domains as well.

Regards,
Navakishore.

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
Keyboard shortcuts
hback out one level
jnext message in thread
kprevious message in thread
ldrill in
Escclose help / fold thread tree
?toggle this help